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Abstract—A new realization of grounded lossless positive 
inductance simulator (PIS) using simple inverting voltage buffer 
and unity-gain current follower/inverter (CF±) is reported. 
Considering the input intrinsic resistance of CF± as useful active 
parameter, the proposed PIS can be considered as resistorless 
circuit and it only employs in total 16 Metal-Oxide-
Semiconductor (MOS) transistors and a grounded capacitor. The 
resulting equivalent inductance value of the proposed simulator 
can be adjusted via change of input intrinsic resistance of CF± by 
means of its supply voltages. The behavior of the proposed 
simulator circuit is tested via implementation in voltage-mode 
5th-order high-pass filter RLC prototype with Bessel, 
Butterworth, and Chebyshev I approximation. Theoretical 
results are verified by SPICE simulations using TSMC 0.18 μm 
level-7 LO EPI SCN018 CMOS process parameters with ±0.9 V 
supply voltages. 
Keywords—Positive inductance simulator; PIS; grounded 
lossless circuit; current follower; inverting voltage buffer; 5th-
order high-pass filter; RLC prototype; Bessel; Butterworth; 
Chebyshev I; voltage-mode. 
I. INTRODUCTION 
The importance of grounded lossless positive inductance 
simulator (PIS) in circuit theory is well known [1]. Monolithic 
printed spiral inductors have several drawbacks, for an instance 
substrate resistive losses, capacitive couplings, not easy 
tunability in the passive case due to lead of component 
variations by process tolerances and too costly [2], [3]. 
Therefore, in order to overcome these disadvantages, 
researchers have started to focus on ASIC design of synthetic 
inductors. Therefore, in many cases the size of inductors has 
been reduce, especially the higher valued ones, their cost, and 
add the tunability feature for quality factor tuning. A part of 
those used several passive components in grounded or floating 
form. Thus, attention was widely focused on the 
characterization of a passive inductor as an active inductance 
simulator using different analog building blocks (ABBs), in 
particularly gain-variable third-generation current conveyor 
(GVCCIII) [3], modified dual-output differential difference 
current conveyor (MDO-DDCC) [4], differential second-
generation current conveyor (DCCII) [5], [6], modified 
inverting and conventional first- and second-generation current 
conveyor (MICCI/MICCII/CCI/CCII) [7]‒[11], dual-X second-
generation current conveyor (DXCCII) [12], differential 
voltage current conveyor (DVCC) [13], current-feedback 
operational amplifier (CFOA) [14], z-copy current-controlled 
current inverting transconductance amplifier (ZC-CCCITA) 
[15], positive four-terminal-floating-nullor (PFTFN) [16], 
differential difference operational mirrored amplifier 
(DDOMA) [17], voltage differencing inverting buffered 
amplifier (VDIBA) [18], etc. and their equivalent using 
commercially available devices [19]. 
The aim of this paper is to increase the variety of 
inductance simulator circuits in the literature with introduction 
of a new PIS topology based on two inverting voltage buffers 
(IVBs), unity-gain current follower/inverter (CF±) , and one 
grounded capacitor. The proposed circuit is electronically 
tunable via change of intrinsic input resistance of CF± by 
means of its supply voltages. The behavior of the proposed 
simulator circuit is tested in voltage-mode 5th-order high-pass 
filter RLC prototype with Bessel, Butterworth, and 
Chebyshev I approximation. SPICE simulation results have 
been performed to confirm the theory. 
II. CIRCUIT DESCRIPTION 
Basic NMOS-based CMOS IVB is shown in Fig. 1(a) [20], 
[21]. Considering non-ideal IVB, in which assuming that both 
transistors work in saturation region, VTHN1 = VTHN2, 
+VDD = −VSS, and kN1 = kN2, it can be described by the 
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Fig. 1. CMOS implementations: (a) inverting voltage buffer (IVB),  
(b) unity-gain current follower/inverter (CF±). 
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Fig. 2. (a) Symbol of a PIS, (b) CMOS implementation of proposed resistorless PIS including the main parasitics. 
 
where in (1) the main source of non-ideality is a non-zero 
output resistance RIVB_o  (1/gm2) || ro1 of the output terminal. 
Note that the (s) is frequency-dependent non-ideal voltage 
gain, which using a single-pole model can be expressed as 
(s) = o/(1 + sj), where o = 1 − εv is DC voltage gain of 
IVB and εv denotes voltage tracking error with |εv| « 1.  
Similarly, the unity-gain CF± is a three-terminal ABB with 
CMOS implementations shown in Fig. 1(b) [18], [22]‒[24]. 
Using standard notation and taking into account its main 
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where in (2) the main source of non-idealities is firstly the 
intrinsic input impedance Rx, which value can be found and 
approximated as given in [22] and its value can be set via 
supply voltages. Equivalent resistance seen at output ports z± 
can be expressed as Rz+  ro2 || ro4 and Rz‒  ro7 || ro10, 
respectively. Secondly, the main source of non-idealities is 
parasitic admittance Yz± at terminals z±, which is modeled by a 
parallel non-ideal output resistance Rz± and capacitance Cz±. 
Note that the j(s) for j = {+, } are frequency-dependent non-
ideal current gains, which using a single-pole model can be 
defined as j(s) = jo/(1 + sj), where αjo = 1 − εij are DC 
current gains of CF±, εij denote current tracking errors 
described as |εij| « 1. In ideal case the above mentioned voltage 
o and current αjo gains are unity. 
III. INDUCTANCE SIMULATOR DESIGN 
Symbol of a lossless PIS and the CMOS implementation of 
proposed resistorless PIS including the main parasitics are 
shown in Figs. 2(a) and (b), respectively. Considering the use 
of a single grounded capacitor and assuming non-idealities of 
ABBs, i.e. the input intrinsic resistances Rxk at x terminal of 
CF±s as useful active parameters, finite output admittances at 
ports z±, non-zero output resistance RIVB_ok of the output 
terminal of IVBs, and DC voltage gains ok and current gains 
αjok of both ABBs for k = {1, 2}, its routine circuit analysis 
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where Rk´ = RIVB_ok + Rxk, C´ = C + Cz‒1, while Z = Rz‒1. Note 
that (3) results in lossy grounded inductance simulator (serial 
R-L) with quality factor: 







    
Hence, its quality factor of PIS is frequency dependent and 
has finite value. 
IV. SIMULATION RESULTS 
To verify the theoretical analysis, the proposed grounded 
lossless PIS in Fig. 2(b) has been simulated using SPICE 
program. DC power supply voltages were set +VDD =  
–VSS = 0.9 V. In the design, transistors are modeled by the 
TSMC 0.18 μm level-7 LO EPI SCN018 CMOS process 
parameters (VTHN = 0.3725 V, N = 259.5304 cm2/(Vs), 
VTHP = 0.3948 V, P = 109.9762 cm2/(Vs), TOX = 4.1 nm) 
[25]. Main design parameters of used ABBs are available in 
[18] and the aspect ratios of CMOS transistors in PIS are listed 
in Table I. All simulations were done with setting temperature 
as 25°C. 
Additionally, the proposed PIS was simulated with the 
following active parameters and passive element values: Rk´ 
[18] and C = {12.11; 38.63} pF, which result in Leq = {98.36; 
313.79} μH, respectively. The ideal and simulated magnitude 
and phase responses are shown in Fig. 3. Due to parasitics, the 
performance of the proposed lossless PIS is reduced.  
 
TABLE I.  TRANSISTOR DIMENSIONS OF PIS. 
NMOS Transistors W/L (m)/(m) PMOS Transistors W/L (m)/(m)
M1, M2, M11, M12 54/0.18 
M3, M4, M7, M8, 
M13, M14 
2.16/1.08 





























Simulation for Leq = 98.36 μH 
Simulation for Leq = 313.79 μH 
 
Fig. 3. Ideal and simulated magnitude and phase responses of the proposed 
PIS with different impedances relative to frequency. 
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 0.9 V 
 1.1 V 
CF supply voltages: 
 
Fig. 4. Simulated magnitude and phase responses of the impedance of the 
grounded lossless PIS with value Leq = 98.36 μH vs. frequency for 
different supply voltage of CF±.  
Considering 10 deg. phase deviation, the useful frequency 
ranges for Leq with values mentioned above are about 300 kHz 
up to 30 MHz and 100 kHz up to 16 MHz, respectively. 
Figure 4 shows the simulated magnitude and phase responses 
of the impedance of the grounded lossless PIS with value 
Leq = 98.36 μH vs. frequency for different supply voltage of 
CF±.  
To demonstrate the usefulness of the proposed resistorless 
grounded lossless PIS, it was used in a 5th-order high-pass 
filter (HPF) realization. The passive RLC prototype is shown in 
Fig. 5. Passive component values and design parameters 
obtained for f  1 MHz cut-off frequency with Bessel, 
Butterworth, and Chebyshev I type (with passband ripple 1 dB) 
approximations are given in Table II. Ideal and simulated gain  
 
TABLE II.  PASSIVE COMPONENT VALUES AND DESIGN PARAMETERS 








RS, RP (k) 1 
CS1 (pF) 913.11 257.5 74.55 
CS2 (pF) 197.95 79.58 53.03 
CS3 (pF) 70.48 257.5 74.55 
LP1 (μH) [CP1_Leq (pF)] 313.79 [38.63] 
LP2 (μH) [CP2_Leq (pF)] 143.25 [17.64] 
98.36 [12.11] 145.9 [17.96] 
 









Chebyshev I approx. 













Frequency (Hz)  
Fig. 6. Ideal and simulated gain characteristics of the 5th-order VM  
high-pass filter with three different approximations. 













Frequency (Hz)  
Fig. 7. Monte Carlo analysis: Gain response changes of 5th-order VM  
high-pass filter with Chebyshev I approximation due to 5% tolerance of 
passive component values. 
characteristics of designed RLC ladder prototype equivalents 
are shown in Fig. 6. In order to observe possible manufacturing 
process variations and their effect on 5th-order HPF designed 
from RLC ladder prototype equivalent based on Chebyshev I 
type approximations, Monte Carlo analysis was performed with  
 






n samples = 300 
n divisions = 15 
mean = -9.11806 
sigma = 1.12888 
minimum = -14.4495 
10th %ile = -10.6317 
median = -8.92024 














Gain @ 1 MHz 
 
Fig. 8. Monte Carlo analysis: Gain variation of the 5th-order VM high-pass 
filter with Chebyshev I approximation at 1 MHz. 
5% tolerance for passive component values and 300 runs. 
Figure 7 shows the simulated gain response of the proposed 
filter. The histogram in Fig. 8 demonstrates the variation of the 
gain of the selected filter at 1 MHz. From obtained results it 
can be seen that they are in very good agreement with the 
theory. 
V. CONCLUSION 
In this paper, an electronically tunable grounded inductance 
simulator topology has been presented. It employs simple 
inverting voltage buffers and unity-gain current 
follower/inverter as active building blocks and one grounded 
capacitor as passive element. In total it is composed of 16 
Metal-Oxide-Semiconductor (MOS) transistors. Additional 
main advantages of introduced inductance simulator are the 
following: (i) employs grounded capacitor, (ii) resistorless 
circuit, (iii) composed of low number of transistors, (iv) 
tunability, and (v) provides high linearity and wide bandwidth 
in high frequencies. To demonstrate the validity of the 
proposed grounded PIS, its behavior is tested in voltage-mode 
5th-order high-pass filter RLC prototype with Bessel, 
Butterworth, and Chebyshev I approximation. The simulation 
results verify the theoretical analysis.  
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